Regviz

Espressif Systems /ESP32-S2 /DEDICATED_GPIO /INTR_RLS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTR_RLS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/DEDICATED_GPIO/INTR_RLS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIO0_INT_ENA)GPIO0_INT_ENA 0 (GPIO1_INT_ENA)GPIO1_INT_ENA 0 (GPIO2_INT_ENA)GPIO2_INT_ENA 0 (GPIO3_INT_ENA)GPIO3_INT_ENA 0 (GPIO4_INT_ENA)GPIO4_INT_ENA 0 (GPIO5_INT_ENA)GPIO5_INT_ENA 0 (GPIO6_INT_ENA)GPIO6_INT_ENA 0 (GPIO7_INT_ENA)GPIO7_INT_ENA

Description

Interrupt enable bits

Fields

GPIO0_INT_ENA

The enable bit for DEDIC_GPIO0_INT_ST register.
GPIO1_INT_ENA

The enable bit for DEDIC_GPIO1_INT_ST register.
GPIO2_INT_ENA

The enable bit for DEDIC_GPIO2_INT_ST register.
GPIO3_INT_ENA

The enable bit for DEDIC_GPIO3_INT_ST register.
GPIO4_INT_ENA

The enable bit for DEDIC_GPIO4_INT_ST register.
GPIO5_INT_ENA

The enable bit for DEDIC_GPIO5_INT_ST register.
GPIO6_INT_ENA

The enable bit for DEDIC_GPIO6_INT_ST register.
GPIO7_INT_ENA

The enable bit for DEDIC_GPIO7_INT_ST register.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data